

E.E. 451.3 VLSI Design and Analys
QUESTION #2
MARKS: 15 (5 + 10)
The circuit shown in the

a) Determine the logical





This perfores a stronger NAMA fraction

"The reason why we have midterms is not because we're not allowed to extract your fingernails with a pincer."

and the Z output changing level?

The circuit schematic from Part a) is shown below. For the input waveforms shown, what is

the approximate delay time from the B input going low (Vdd volts to Vss volts, 2ns fall time) /


QUESTION #3

MARKS: 20 (20)

 From the circuit schematic shown in Question #2 Parts a) and b) draw a STICKS diagram for the circuit.

You must use the following constraints in drawing your STICKS diagram:

- Use E.E. 451,3 standard STICK colors and patterns.
- Show p+ and P-well. Do not show p-guard or N-well.
- A and B must come in from the same side. Z must leave from the other side. Label the input and output lines.
- No interconnection layers are allowed to lie outside the Vdd and Vss power supply ralls.
- At least one (1) Vdd substrate contact and one (1) Vss substrate contact must be shown.




20

State any assumptions that you make. All assumptions must be valid and have some basis in fact.

Acquare limit p liaminim and limit p liaminim and a house by L solar of 7:11

And A house by



Vss

Assemptions
All gold surface to 1951
1851 territor 2
Trackbury Abry 11
1866
As of seem to think on the original of the seems of the seems of the seems of the original of the seems of the

Allow to State 1 the state of t

Student Number:

Name:

Student Number:

"No, no, no... let me ask someone who doesn't know so I can scream at them."

A,

,2 1

QUESTION #1


Midterm 1994 **MARKS: 10 (10)** 

The following circuit serves a useful purpose. It was discussed in class.

Determine the dead zone time  $(d_1)$  or  $d_2$ , pick either one, your choice). Representative waveforms are shown below.

State any assumption(s) that you make, I might suggest two (2) that will make your task

- 1) Assume linear rise and fall times, even though you may be using exponential waveforms.
- Assume constant pull-up and/or pull-down resistance during transitions.



Explain briefly, but as complately as possible, FTVE (5) of the following. A SHORT paragraph should be sufficient.

Design rule E.1 concerns the overlap of Poly over Device Well (see Appendix C: Available Process Technologies, page C9). It is given as 5 design scale microns (dsm). What is the besis for this rule?

It poly does not completely overlap the diffusion. then may be a short between Dien and Source;

Using CMOS technology complicates the fabrication process (with respect to nMOS). Give TWO (2) advantages of CMOS (with respect to nMOS). Give ONE (1) disadvantage of CMOS (with respect to nMOS).

1) Rise and fell times are of the same order. (ve rise times in the same order. (to mass) ADVANTAGES I (A-5: 2) Almost zero static pour dissipation,

DISADY ANTAGEC.

TE 451.3 VLSI Design and Analysis

**MARKS:** 15 (3 + 3 + 3 + 3 + 3)

JUESTION #2

1) Regulars 2N devices for N inputs ( VS N+1 devius for NAQS)

Where is the Canadlan Microelectronics Corporation (CMC) located? Who does their fabrication? Where are they located?

Fabrication Northern Telecon located in Ottom of Onlard.

(about midterm marks) "I have to use the Wonder-Bra method: push it up as much as you can!"

Technically speaking, is the circuit shown in Question #1 of this examination paper levelactivated or edge-triggered? Is it a latch or a flip-flop? Explain.

- LEVEL ACTIVA . U , OUTPUT CHA. BIS ON BOTH LUGIS THEFICAL IT IL No 1061 ST SULAD - No memory . . NOT A feel fire - OFTER COLLOWS MICE (COMPRIMET) .. CATELL

List THREE (3) ELECTRIC™ keyboard commands that you have used. Give a SHORT description of each one.

will show a short durription of commend x, if one is averlable of ) - tellaid similating) Selects Electric to prepare a simulation for x (x is usually esim of spice) 3) - oncoid simulation: Tells ELECTRIC to begin simulation preparation to the package specified in "felloid simulation (x)"

What is the essential difference between Gate Array design and Field Programmable Gate Array design? Which one is "better" (define "better" in your answer)?

Gate Array: Can only be "musk programmed": I.E.; ProbrAnned AT THE FARRICATION SITE, BY FABRICATORS.

FPGAS: (AN BE "FIELD" PROGRATED BY THE PESIENELS.


FPGAS are BETTER", if BETTER mems quicken turneround time, cheepen and event to debug designs.

EE 451.3 VLSi Design and Analysis QUESTION #3

MARKS: 20 (8 + 3 + 4 + 5)


It is desirable for VLSI designers to "reverse engineer" circuits that have been created by other VLSI designers. In this way you can see other ways of doing the "obvious" and thereby learn new techniques that can be used in circumstances that may arise in your personal integrated circuit designs, such as on examinations.

- Shown on the next page is a standard cell for a useful logic design function. From the Laser plot plot of the cell determine the STICKS diagram for the circuit. This may be done by "coloring" the Laser\_plot. Where appropriate, "Coloring" may consist of a single line down the center of each layer polygon that is visible. Make sure that you use EE 451.3 standard colors.
- How many split-contact cuts are there in the Laser plot? Normal contact cuts? Vias?
- From the STICKS diagram determine the circuit schematic (i.e., the transistor layout and interconnection) for the circuit. Make sure you show the transistor sizes in the circuit schematic (use W:L). Label the inputs and outputs,
- From the circuit schematic determine the truth-table for the circuit. Note potential problems with this circuit (if any).



"This means that everyone who was alive and halfway breathing and not thinking about sex got it right."

## Laser\_plot



: METAN 2